View APL3555_8659293.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 1 anpec reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders. usb power-distribution switches the APL3555 series of power switches are designed for usb applications. the 62m w n-channel mosfet power switch satisfies the voltage drop requirements of usb specification. general description pin configurations the protection features include current-limit protection, short-circuit protection, and over-temperature protection. the device limits the output current at current limit thresh- old level. when v out drops below v in -1v, the devices limit the current to a lower and safe level. the over-tempera- ture protection limits the junction temperature below 140 o c in case of short circuit or over load conditions. other features include a deglitched ocb output to indi- cate the fault condition and an enable input to enable or disable the device. simplified application circuit gnd 2 5 vin ocb 3 4 en vout 1 sot-23-5 APL3555a/c (top view) gnd 2 5 vin ocb 3 4 enb vout 1 sot-23-5 APL3555b/d (top view) vin vout gnd APL3555a/b/c/d ocb en/enb usb controller 5v usb port features 62m w power switch on resistance wide supply voltage range: 2.7v to 5.5v fix current limit protection fast over current response: 2us (typ.) over-temperature protection fault indication output enable input built-in soft-start applications notebook and desktop computers usb ports high-side power protection switchs mhl ports
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 2 ordering and marking information note : anpec lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with rohs. anpec lead-free products meet or exceed the lead-free requirements of ipc/jedec j-std-020d for msl classification at lead-free peak reflow temperature. anpec defines green to mean lead-free (rohs compliant)and halogen free (br or cl does not exceed 900ppm by weight in homogeneous material and total of br and cl does not exceed 1500ppm by weight). absolute maximum ratings (note 1) symbol parameter rating unit v in vin input voltage (vin to gnd) -0.3 ~ 7 v v out vout to gnd voltage -0.3 ~ 7 v v enb , v en en, enb to gnd voltage -0.3 ~ 7 v v ocb ocb to gnd voltage -0.3 ~ 7 v t j maximum junction temperature 150 o c t stg storage temperature -65 ~ 150 o c t sdr maximum lead soldering temperature, 10 seconds 260 o c note1: stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. these are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recom- mended operating conditions" is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. thermal characteristics symbol parameter typical value unit q ja junction-to-ambient resistance in free air (note 2) sot-23-5 235 o c/w note 2 : q ja is measured with the component mounted on a high effective thermal conductivity test board in free air. APL3555 package code b : sot-23-5 operating ambient temperature range i : -40 to 85 o c handling code tr : tape & reel output current/en function a : 2a/active high b : 2a/active low c : 1a/active high d : 1a/active low assembly material g : halogen and lead free device handling code temperature range package code assembly material output current/en function APL3555 o b: l5 o x x -date code o -output current/en function code symbol parameter range unit v in vin input voltage 2.7 ~ 5.5 v out output current (APL3555a/b) 0 ~2 i out out output current (APL3555c/d) 0 ~1 a t a ambient temperature -40 ~ 85 o c t j junction temperature -40 ~ 125 o c recommended operating conditions (note 3) note 3 : refer to the typical application circuit
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 3 electrical characteristics unless otherwise specified, these specifications apply over v in =5v, v en =5v or v enb =0v and t a = -40 ~ 85 o c. typical values are at t a =25 o c. APL3555 symbol parameter test conditions min. typ. max. unit supply current no load, v en =0v or v enb =5v - - 1 m a vin supply current no load, v en =5v or v enb =0v - 65 - m a leakage current vout=gnd, v en =0v or v enb =5v - - 1 m a reverse leakage current vin=gnd, v out =5v, v en =0v or v enb =5v - - 1 m a power switch r ds(on) power switch on resistance i out =1.5a, t a = 25 o c sot-23-5 package - 62 78 m w under-voltage lockout (uvlo) vin uvlo threshold voltage v in rising, t a = -40 ~ 85 o c 1.7 - 2.65 v vin uvlo hysteresis - 0.2 - v current-limit and short-circuit protections i lim current limit threshold APL3555a/b v in =2.7v to 5.5v, t a = 25 o c 2.1 2.5 2.9 a APL3555c/d v in =2.7v to 5.5v, t a = 25 o c 1.1 1.5 1.9 a i short short-circuit output current APL3555a/b v in =2.7v to 5.5v - 0.8 - a APL3555c/d v in =2.7v to 5.5v - 0.8 - a ocb output pin ocb output low voltage i ocb =5ma - 0.2 0.4 v ocb leakage current v ocb =5v - - 1 m a t d(ocb) ocb deglitch time ocb assertion, t a = -40 ~ 85 o c 5 12 20 ms en or enb input pin v ih input logic high v in =2.7v to 5v 2 - - v v il input logic low v in =2.7v to 5v - - 0.8 v input current - - 1 m a vout discharge resistance v en =0v or v enb =5v - 150 - w t d(on) turn on delay time - 80 - m s t d(off) turn off delay time - 5 - m s t ss soft-start time no load, c out =1 m f, v in =5v - 400 1000 m s over-temperature protection (otp) t otp over-temperature threshold t j rising - 140 - c over-temperature hysteresis - 20 - c
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 4 typical operating characteristics switch on resistance vs. junction temperature s w i t c h o n r e s i s t a n c e , r d s ( o n ) ( m w ) junction temperature ( o c) 50 70 90 110 130 -50 -10 30 110 150 v in =5v i out =1.5a c in =10 m f c out =10 m f 70 switch on resistance vs. input voltage s w i t c h o n r e s i s t a n c e , r d s ( o n ) ( m w ) input voltage (v) 50 70 90 110 130 2.5 3 3.5 5 5.5 i out =1.5a c in =10 m f c out =10 m f t a =25 o c 4 4.5 supply current vs. junction temperature s u p p l y c u r r e n t , i c c ( m a ) junction temperature ( o c) 0 20 60 100 120 40 80 v in =5v r load =open c in =10 m f c out =10 m f -50 -10 30 110 150 70 supply current vs. input voltage s u p p l y c u r r e n t , i c c ( m a ) input voltage (v) 50 60 80 100 110 120 2.5 3 3.5 5 5.5 4 4.5 70 90 r load =open c in =10 m f c out =10 m f t a =25 o c current limit threshold vs. junction temperature c u r r e n t l i m i t t h r e s h o l d , i l i m ( a ) 0 1 2 3 v in =5v junction temperature ( o c) -50 -10 30 110 150 70 current limit threshold vs. input voltage c u r r e n t l i m i t t h r e s h o l d , i l i m ( a ) input voltage (v) 2.5 2.6 2.7 2.8 2.9 3.0 2.5 3 3.5 5 5.5 4 4.5 t a =25 o c
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 5 typical operating characteristics (cont.) current-limit response vs. output peak current c u r r e n t - l i m i t r e s p o n s e ( m s ) output peak current (a) 0 50 100 150 200 250 0 2 8 10 12 6 4 v in =5v t a =25 o c en pin threshold voltage vs. junction temperature e n p i n t h r e s h o l d v o l t a g e , v e n ( v ) 0 0.8 1.2 2 junction temperature ( o c) -50 -10 30 110 150 70 0.4 1.6 v in =5v r load =50 w c in =10 m f c out =10 m f en rising en falling turn-off leakage current vs. junction temperature t u r n - o f f l e a k a g e c u r r e n t , i l e a k ( m a ) 0 2 3 4 junction temperature ( o c) -50 -10 30 110 150 70 1 v in =5v r load =0 w c in =10 m f c out =10 m f sd mode ocb deglitch time vs. junction temperature o c b d e g l i t c h t i m e , t d ( o c b ) ( m s ) 0 8 12 16 junction temperature ( o c) -50 -10 30 110 150 70 4 v in =5v r load =1 w c in =10 m f c out =10 m f uvlo threshold voltage vs. junction temperature u v l o t h r e s h o l d v o l t a g e , v u v l o ( v ) 0.5 1.5 2 2.5 junction temperature ( o c) -50 -10 30 110 150 70 1 i out =15ma c in =10 m f c out =10 m f 3 uvlo falling ulvo rising turn-off falling time vs. junction temperature t u r n - o f f f a l l i n g t i m e , t f ( m s ) 0 40 60 80 junction temperature ( o c) -50 -10 30 110 150 70 20 v in =5v r load =30 w c in =10 m f c out =1 m f 100
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 6 typical operating characteristics (cont.) turn-on rising time vs. junction temperature t u r n - o n r i s i n g t i m e , t r ( m s ) 0 200 300 600 junction temperature ( o c) -50 -10 30 110 150 70 100 v in =5v r load =30 w c in =10 m f c out =1 m f 700 500 400
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 7 operating waveforms turn on response v in =5v,c out =10 m f/electrolytic, c in =10 m f/electrolytic,r load =30 w ch1:v enb ,5v/div, dc ch2:v out ,2v/div, dc time:200 m s/div 1 2 v enb v out turn off response v in =5v,c out =10 m f/electrolytic, c in =10 m f/electrolytic,r load =30 w ch1:v enb ,5v/div, dc ch2:v out ,2v/div, dc time:100 m s/div 1 2 v enb v out uvlo at rising v in =5v,c out =10 m f/electrolytic, c in =10 m f/electrolytic,r load =30 w ch1:v in ,1v/div, dc ch2:v out ,1v/div, dc time:4ms/div 1 2 v in v out uvlo at falling v in =5v,c out =10 m f/electrolytic, c in =10 m f/electrolytic,r load =30 w ch1:v in ,1v/div, dc ch2:v out ,1v/div, dc time:4ms/div 1 2 v in v out
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 8 operating waveforms (cont.) ocb response during short circuit v in =5v,c out =10 m f/electrolytic, c in =10 m f/electrolytic,r load =0 w ch1:v enb ,5v/div, dc ch2:v ocb ,5v/div, dc ch3:i out ,1a/div, dc time:4ms/div 1 2 v enb v ocb 3 i out ocb response during over load v in =5v,c out =10 m f/electrolytic, c in =10 m f/electrolytic,r load =1 w ch1:v enb ,5v/div, dc ch2:v ocb ,5v/div, dc ch3:i out ,1a/div, dc time:4ms/div 1 2 v enb v ocb 3 i out ocb response with ramped load v in =5v,c out =10 m f/electrolytic, c in =10 m f/electrolytic ch1:v out ,5v/div, dc ch2:v ocb ,5v/div, dc ch3:i out ,1a/div, dc time:2ms/div 1 2 v out v ocb 3 i out load-transient response v in =5v,c out =10 m f/electrolytic, c in =10 m f/electrolytic,i out =0 to 2a ch1:v out ,1v/div, dc ch2:i out ,1a/div, dc time:2 m s/div 1 2 v out i out
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 9 pin description pin no. name function 2 gnd ground. 5 vin power supply input. connect this pin to external dc supply. en (a/c) enable input. pulling this pin to high will enable the device and pulling this pin to low will disable device. the en pin cannot be left floating. 4 enb (b/d) enable input. pulling this pin to high will disable the device and pulling this pin to low will enable device. the enb pin cannot be left floating. 3 ocb fault indication pin. this pin goes low when a current limit or an over-temperature condition is detected after a 12ms deglitch time. 1 vout output voltage pin. the output voltage follows the input voltage. when enb is high or en is low, the output voltage is discharged by an internal resistor. block diagram gate driver and control logic uvlo vin vout charge pump ocb en/ enb otp gnd current limit short-circuit protection
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 10 parameter measurement information por vin en t d(on) 90%v out 80us 400us t ss vout iout current limit t ios 2us ocb high low 0a 0v 0v 0v t d(ocb) 12ms vout>1.5v high no t d(ocb) figure 1. sequence of power on & current limit & ocb indicate
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 11 typical application circuit vin vout gnd APL3555a/b/c/d ocb en/enb usb controller 5v 3.3v v bus d+ d- gnd usb port 50k w c in 10 m f c out 10 m f
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 12 function description vin under-voltage lockout (uvlo) the APL3555 series of power switches have a built-in under-voltage lockout circuit to keep the output shutting off until internal circuitry is operating properly. the uvlo circuit has hysteresis and a de-glitch feature so that it will typically ignore undershoot transients on the input. when input voltage exceeds the uvlo threshold, the output voltage starts a soft-start to reduce the inrush current. power switch the power switch is an n-channel mosfet with a low r ds(on) . the internal power mosfet does not have the body diode. when ic is off, the mosfet prevents a cur- rent flowing from the vout back to vin and vin to vout. current-limit protection the APL3555 series of power switches provide the cur- rent-limit protection function. during current limit, the de- vices limit output current at current limit threshold. for reliable operation, the device should not be operated in current limit for extended period. short-circuit protection when the output voltage drops below v in -1v, which is caused by an over-load or a short-circuit, the devices limit the output current down to a safe level. the short-circuit current limit is used to reduce the power dissipation dur- ing short-circuit conditions. if the junction temperature reaches over-temperature threshold, the device will en- ter the thermal shutdown. ocb output the APL3555 series of power switches provide an open- drain output to indicate that a fault has occurred. when any of current-limit or over-temperature protection occurs for a deglitch time of t d(ocb) , the ocb goes low. if fault condition release, ocb will goes high when vout > 1.5v (see figure 1). since the ocb pin is an open-drain output, connecting a resistor to a pull high voltage is necessary. enable/disable pull the enb above 2v or en below 0.8v will disable the device, and pull enb pin below 0.8v or en above 2v will enable the device. when the ic is disabled, the supply current is reduced to less than 1 m a. the enable input is compatible with both ttl and cmos logic levels. the en/enb pin cannot be left floating. over-temperature protection when the junction temperature exceeds 140 o c, the inter- nal thermal sense circuit turns off the power fet and allows the device to cool down. when the device s junc- tion temperature cools by 20 o c, the internal thermal sense circuit will enable the device, resulting in a pulsed output during continuous thermal protection. thermal protection is designed to protect the ic in the event of over temperature conditions. for normal operation, the junction temperature cannot exceed t j =+125 o c.
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 13 application information input capacitor output capacitor a low-esr 10 m f aluminum electrolytic or tantalum be- tween v out and gnd is strongly recommended to reduce the voltage droop during hot-attachment of downstream peripheral. (per usb 2.0, output ports must have a mini- mum 120 m f of low-esr bulk capacitance per hub). higher-value output capacitor is better when the output load is heavy. layout consideration the pcb layout should be carefully performed to maxi- mize thermal dissipation and to minimize voltage drop, droop and emi. the following guidelines must be considered: 1. please place the input capacitors near the vin pin as close as possible. 2. output decoupling capacitors for load must be placed near the load as close as possible for decoupling high- frequency ripples. 3. locate APL3555 and output capacitors near the load to reduce parasitic resistance and inductance for excel- lent load transient performance. 4. the negative pins of the input and output capacitors and the gnd pin must be connected to the ground plane of the load. 5. keep v in and v out traces as wide and short as possible. a 1 m f or higher ceramic bypass capacitor from vin to gnd, located near the APL3555, is strongly recommended to suppress the ringing during short circuit fault event. when the load current trips the scp threshold in an over load condition such as a short circuit, hot plug-in or heavy load transient the ic immediately turns off the internal power switch that will cause vin ringing due to the induc- tance between power source and vin. without the by- pass capacitor, the output short may cause sufficient ring- ing on the input to damage internal control circuitry. input capacitor is especially important to prevent v in from ringing too high in some applications where the induc- tance between power source to vin is large (ex, an extra bead is added between power source line to vin for emi reduction), additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during over load conditions.
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 14 package information sot-23-5 b c e1 e d e e 1 see view a note : 1. follow jedec to-178 aa. 2. dimension d and e1 do not include mold flash, protrusions or gate burrs. mold flash, protrusion or gate burrs shall not exceed 10 mil per side. a 2 a 1 a aaa c nx 0 l view a 0 . 2 5 gauge plane seating plane max. 0.057 0.006 0.020 0.009 0.122 0.118 0.071 0.30 k 2.60 e e e1 d c b 2.70 0.30 0.08 0.012 0.012 0.003 0.106 0.102 0.055 3.00 2.83 0.95 bsc 1.60 1.80 2.93 0.38 0.17 3.10 0.22 0.50 0.111 0.063 0.037bsc 0.007 0.115 0.015 millimeters min. s y m b o l a2 a1 a 0.00 sot-23-5 min. 0.000 max. typ 0.05 1.16 0.15 1.45 typ. 0.046 0.002 inches 0 8 0.90 1.10 1.30 0.035 0.043 0.051 e1 1.90 bsc 0.075bsc 0.60 0.018 0.024 0.45 0 4 0 4 8 0.10 0.004 aaa
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 15 carrier tape & reel dimensions a e 1 a b w f t p0 od0 b a0 p2 k0 b 0 section b-b section a-a od1 p1 h t1 a d application a h t1 c d d w e1 f 178.0 2.00 50 min. 8.4+2.00 -0.00 13.0+0.50 -0.20 1.5 min. 20.2 min. 8.0 0.30 1.75 0.10 3.5 0.05 p0 p1 p2 d0 d1 t a0 b0 k0 sot-23-5 4.0 0.10 4.0 0.10 2.0 0.05 1.5+0.10 -0.00 1.0 min. 0.6+0.00 -0.40 3.20 0.20 3.10 0.20 1.50 0.20 (mm)
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 16 devices per unit package type unit quantity sot-23-5 tape & reel 3000 taping direction information sot-23-5 user direction of feed
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 17 classification reflow profiles profile feature sn-pb eutectic assembly pb-free assembly preheat & soak temperature min (t smin ) temperature max (t smax ) time (t smin to t smax ) (t s ) 100 c 150 c 60-120 seconds 150 c 200 c 60-120 seconds average ramp-up rate (t smax to t p ) 3 c/second max. 3 c/second max. liquidous temperature (t l ) time at liquidous (t l ) 183 c 60-150 seconds 217 c 60-150 seconds peak package body temperature (t p )* see classification temp in table 1 see classification temp in table 2 time (t p )** within 5 c of the specified classification temperature (t c ) 20** seconds 30** seconds average ramp-down rate (t p to t smax ) 6 c/second max. 6 c/second max. time 25 c to peak temperature 6 minutes max. 8 minutes max. * tolerance for peak profile temperature (t p ) is defined as a supplier minimum and a user maximum. ** tolerance for time at peak profile temperature (t p ) is defined as a supplier minimum and a user maximum. classification profile
copyright ? anpec electronics corp. rev. a.1 - mar., 2016 APL3555 www.anpec.com.tw 18 classification reflow profiles (cont.) customer service anpec electronics corp. head office : no.6, dusing 1st road, sbip, hsin-chu, taiwan, r.o.c. tel : 886-3-5642000 fax : 886-3-5642050 taipei branch : 2f, no. 11, lane 218, sec 2 jhongsing rd., sindian city, taipei county 23146, taiwan tel : 886-2-2910-3838 fax : 886-2-2917-3838 table 2. pb-free process C classification temperatures (tc) package thickness volume mm 3 <350 volume mm 3 350-2000 volume mm 3 >2000 <1.6 mm 260 c 260 c 260 c 1.6 mm C 2.5 mm 260 c 250 c 245 c 3 2.5 mm 250 c 245 c 245 c table 1. snpb eutectic process C classification temperatures (tc) package thickness volume mm 3 <350 volume mm 3 3 350 <2.5 mm 235 c 220 c 3 2.5 mm 220 c 220 c test item method description solderability jesd-22, b102 5 sec, 245 c holt jesd-22, a108 1000 hrs, bias @ tj=125 c pct jesd-22, a102 168 hrs, 100 % rh, 2atm, 121 c tct jesd-22, a104 500 cycles, -65 c~150 c hbm mil-std-883-3015.7 vhbm R 2kv mm jesd-22, a115 vmm R 200v latch-up jesd 78 10ms, 1 tr R 100ma reliability test program

▲Up To Search▲

Price & Availability of APL3555

	To Download APL3555 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .